IN74ACT193


Presettable 4-Bit Binary UP/DOWN Counter

High-Speed Silicon-Gate CMOS


The IN74ACT193 is identical in pinout to the LS/ALS192, HC/HCT192. The IN74ACT193 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input. Both a Terminal Count Down (TCD) and Terminal Count Up (TCU) Outputs are provided to enable cascading of both up and down counting functions. The TCD output produces a negative going pulse when the counter underflows and TCu outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TCu and TCp outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA



PIN ASSIGNMENT



LOGIC DIAGRAM



PIN $16 = V_{CC}$ PIN 8 = GND



MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|------------------|------|
| Vcc | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V_{IN} | DC Input Voltage (Referenced to GND) | -0.5 to Vcc +0.5 | V |
| Vout | DC Output Voltage (Referenced to GND) | -0.5 to Vcc +0.5 | V |
| I _{IN} | DC Input Current, per Pin | ±20 | mA |
| Iout | DC Output Sink/Source Current, per Pin | ±50 | mA |
| Icc | DC Supply Current, Vcc and GND Pins | ±50 | mA |
| P_{D} | Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ | 750 500 | mW |
| Tstg | Storage Temperature | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Max | Unit |
|-----------|---|-----|-----------|------|
| Vcc | DC Supply Voltage (Referenced to GND) | 4.5 | 5.5 | V |
| VIN, VOUT | DC Input Voltage, Output Voltage (Referenced to GND) | | V_{CC} | V |
| Tı | Junction Temperature (PDIP) | | 140 | °C |
| TA | Operating Temperature, All Package Types | | +85 | °C |
| Іон | Output Current - High | | -24 | mA |
| Iol | Output Current - Low | | 24 | mA |
| tr, tf | Input Rise and Fall Time * V _{CC} =4.5 V (except Schmitt Inputs) V _{CC} =5.5 V | 0 | 10 8.0 | ns/V |

 $^{^*\,}V_{\rm IN}$ $\,$ from 0.8 V to 2.0 V $\,$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\rm IN}$ and $V_{\rm OUT}$ should be constrained to the range $GND \le (V_{\rm IN} \ or \ V_{\rm OUT}) \le V_{\rm CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open.



⁺Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C SOIC Package: : - 7 mW/°C from 65° to 125°C

| | | | Vcc | Guaranteed Limits | | |
|-----------------|--|--|------------|-------------------|------------------|------|
| Symbol | Parameter | Test Conditions | V | 25 °C | -40°C to 85°C | Unit |
| V _{IH} | Minimum High- Level Input Voltage | V _{OUT} =0.1 V or V _{CC} -0.1 V | 4.5 5.5 | 2.0 2.0 | 2.0 2.0 | V |
| Vil | Maximum Low - Level Input Voltage | Vout=0.1 V or Vcc-0.1 V | 4.5 5.5 | 0.8 0.8 | 0.8 0.8 | V |
| Vон | Minimum High- Level Output Voltage | $I_{\rm OUT} \le -50 \ \mu A$ | 4.5 5.5 | 4.4 5.4 | 4.4 5.4 | V |
| | | *V _{IN} =V _{IH} or V _{IL} I _{OH} =-24 mA I _{OH} =-24 mA | 4.5 5.5 | 3.86 4.86 | 3.76 4.76 | |
| Vol | Maximum Low- Level Output Voltage | $I_{OUT} \le 50 \mu A$ | 4.5 5.5 | 0.1 0.1 | 0.1 0.1 | V |
| | | $^*V_{IN}=V_{IH}$ $I_{OL}=24 \text{ mA}$ $I_{OL}=24 \text{ mA}$ | 4.5 5.5 | 0.36 0.36 | 0.44 0.44 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} =V _{CC} or GND | 5.5 | ±0.1 | ±1.0 | μΑ |
| Iold | +Minimum Dynamic Output Current | Vold=1.65 V Max | 5.5 | | 75 | mA |
| Іонд | +Minimum Dynamic Output Current | V _{ОНD} =3.85 V Min | 5.5 | | -75 | mA |
| I cc | Maximum Quiescent Supply Current (per Package) | V _{IN} =V _{CC} or GND | 5.5 | 8.0 | 80 | μΑ |

^{*} All outputs loaded; thresholds on input associated with output under test.

FUNCTION TABLE

| Inputs | | | Mode | |
|--------|----|----------------------------|------|---------------|
| MR | PL | \mathbf{CP}_{U} | CPD | |
| Н | X | X | X | Reset(Asyn.) |
| L | L | X | X | Preset(Asyn.) |
| L | Н | / | Н | No Count |
| L | Н | \ | Н | Count Up |
| L | Н | Н | | Count Down |
| L | Н | Н | 1 | No Count |

X = don't care

The IN74ACT193 is an UP/DOWN MODULO-16 Binary Counter.
Logic equations
For Terminal Count:

For Terminal Count: $\frac{\text{TC}_{\text{U}}}{\text{TC}_{\text{D}}} = \frac{Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet \overline{\text{CP}_{\text{U}}}}{\sqrt{Q_2 \bullet Q_3 \bullet CP_D}}$



⁺Maximum test duration 2.0 ms, one output loaded at a time.

AC ELECTRICAL CHARACTERISTICS ($Vcc=5.0~V\pm10\%$, $C_L=50pF$, Input $t_r=t_f=3.0~ns$)

| | Guaranteed Limits | | ts | | |
|---|---|--|------------------------|---|-----------|
| Parameter | 25 °C | | -40°C to | | Unit |
| | | | 85°C | | |
| | Min | Max | Min | Max | |
| Maximum Clock Frequency (Figure 1) | 100 | | 80 | | MHz |
| Propagation Delay, CPu or CPD to TCU or TCD (Figure 2) | | 15 | | 16.5 | ns |
| Propagation Delay, CPu or CPD to TCU or TCD (Figure 2) | | 14 | | 15.5 | ns |
| Propagation Delay, CPu or CPD to Qn (Figure 1) | | 12 | | 13.5 | ns |
| Propagation Delay, CPu or CPD to Qn (Figure 1) | | 12 | | 13.5 | ns |
| Propagation Delay, Pn to Qn (Figure 3) | | 12 | | 13.5 | ns |
| Propagation Delay, Pn to Qn (Figure 3) | | 12 | | 13.5 | ns |
| Propagation Delay, PL to Qn (Figure 4) | | 12 | | 13.5 | ns |
| Propagation Delay, PL to Qn (Figure 4) | | 15 | | 16.5 | ns |
| Propagation Delay, MR to Qn (Figure 5) | | 15 | | 16.5 | ns |
| Propagation Delay, MR to $\overline{\text{TC}}_{\text{U}}$ (Figure 6) | | 14 | | 15.5 | ns |
| Propagation Delay, MR to TCD (Figure 6) | | 14 | | 15.5 | ns |
| Propagation Delay, \overline{PL} to \overline{TC}_U or \overline{TC}_D (Figure 6) | | 15 | | 16.5 | ns |
| Propagation Delay, \overline{PL} to \overline{TC}_U or \overline{TC}_D (Figure 6) | | 11 | | 12.5 | ns |
| Propagation Delay, Pn to TCu or TCD (Figure 6) | | 15 | | 16.5 | ns |
| Propagation Delay, Pn to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6) | | 15 | | 16.5 | ns |
| Maximum Input Capacitance | 4.5 | | 4.5 | | pF |
| | Maximum Clock Frequency (Figure 1) Propagation Delay, CPu or CPd to TCu or TCd (Figure 2) Propagation Delay, CPu or CPd to TCu or TCd (Figure 2) Propagation Delay, CPu or CPd to Qn (Figure 1) Propagation Delay, CPu or CPd to Qn (Figure 1) Propagation Delay, Pn to Qn (Figure 3) Propagation Delay, Pn to Qn (Figure 3) Propagation Delay, PL to Qn (Figure 4) Propagation Delay, PL to Qn (Figure 5) Propagation Delay, MR to TCu (Figure 6) Propagation Delay, PL to TCu or TCd (Figure 6) Propagation Delay, PL to TCu or TCd (Figure 6) Propagation Delay, Pn to TCu or TCd (Figure 6) Propagation Delay, Pn to TCu or TCd (Figure 6) Propagation Delay, Pn to TCu or TCd (Figure 6) Propagation Delay, Pn to TCu or TCd (Figure 6) | Parameter Parameter Min Maximum Clock Frequency (Figure 1) Propagation Delay, CPu or CPb to TCu or TCb (Figure 2) Propagation Delay, CPu or CPb to Qn (Figure 1) Propagation Delay, CPu or CPb to Qn (Figure 1) Propagation Delay, CPu or CPb to Qn (Figure 1) Propagation Delay, Pn to Qn (Figure 3) Propagation Delay, PL to Qn (Figure 3) Propagation Delay, PL to Qn (Figure 4) Propagation Delay, PL to Qn (Figure 5) Propagation Delay, MR to TCu (Figure 6) Propagation Delay, PL to TCu or TCb (Figure 6) Propagation Delay, PL to TCu or TCb (Figure 6) Propagation Delay, PL to TCu or TCb (Figure 6) Propagation Delay, Pn to TCu or TCb (Figure 6) Propagation Delay, Pn to TCu or TCb (Figure 6) Propagation Delay, Pn to TCu or TCb (Figure 6) Propagation Delay, Pn to TCu or TCb (Figure 6) | Parameter Min Max | Parameter 25 °C -40° 85 Min Max Min Maximum Clock Frequency (Figure 1) 100 80 Propagation Delay, CPu or CPD to TCu or TCD (Figure 2) 15 15 Propagation Delay, CPu or CPD to Qn (Figure 1) 12 14 Propagation Delay, CPu or CPD to Qn (Figure 1) 12 12 Propagation Delay, Pn to Qn (Figure 3) 12 12 Propagation Delay, Pn to Qn (Figure 3) 12 12 Propagation Delay, PL to Qn (Figure 4) 12 15 Propagation Delay, MR to TCu (Figure 4) 15 15 Propagation Delay, MR to TCu (Figure 6) 14 14 Propagation Delay, MR to TCu (Figure 6) 14 15 Propagation Delay, PL to TCu or TCb (Figure 6) 15 15 Propagation Delay, PL to TCu or TCb (Figure 6) 11 15 Propagation Delay, Pn to TCu or TCb (Figure 6) 15 15 Propagation Delay, Pn to TCu or TCb (Figure 6) 15 15 | Parameter |

| | | Typical @25°C,Vcc=5.0 V | |
|-----|-------------------------------|-------------------------|----|
| CPD | Power Dissipation Capacitance | 45 | pF |



| | | Guaranteed Limits | | |
|-------------|--|-------------------|------------------|------|
| Symbol | Parameter | 25 °C | -40°C to 85°C | Unit |
| t su | Minimum Setup Time, Pn to PL (Figure 7) | 8 | 9 | ns |
| t h | Minimum Hold Time, PL to Pn (Figure 7) | -1.0 | -1.0 | ns |
| $t_{ m w}$ | Minimum Pulse Width, PL (Figure 4) | 14 | 15 | ns |
| tw | Minimum Pulse Width, CPu or CPD (Figure 1) | 10 | 11 | ns |
| $t_{ m w}$ | Minimum Pulse Width, MR (Figure 5) | 12 | 14 | ns |
| trec | Minimum Recovery Time, PL to CPu or CPD (Figure 5) | 8 | 9 | ns |
| trec | Minimum Recovery Time, MR to CPu or CPD (Figure 5) | 14 | 16 | ns |




Figure 1. Switching Waveforms

Figure 2. Switching Waveforms





Figure 3. Switching Waveforms

Figure 4. Switching Waveforms








Figure 5. Switching Waveforms

Figure 6. Switching Waveforms





Figure 7. Switching Waveforms

TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM

